

Notic of References Cited

Application/Control No.	Applicant(s)/Pate	nt I Inder	
08/807,737	Reexamination OHTANI ET AL.		
Examiner	Art Unit		
Evan T. Pert	2813	Page 1 of 1	

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification	
X	Α	US-5,643,826-	07-1997	Ohtani et al.		
	В	US				
	С	US				
	D	US				-
	E	US				
	F	US				
	G	US				
	Н	US				
	ı	US				
	J	US				
	к	US				
	L	US				
	М	US				

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY Country Name Classification			
	N	JP-6-267978-A	09-1992	Japan	Chiyou et al.	 `
	0					
	Р					
	Q					
	R	-				
	s					
	Т					

NON-PATENT DOCUMENTS

_					
*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)			
	υ	Wolf, SILICON PROCESSING FOR THE VLSI ERA VOLUME 2: PROCESS INTEGRATION, 1990, Lattice Press, page 274.			
	V				
	w				
	x				

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

U.S. Patent and Trademark Office PTO-892 (Rev. 01-2001)